Tokyo Electron

Formula

Thermal / Diffusion Tokyo Electron Formula family

Research Quality: 40% complete

Provisional entry — research in progress

This page was generated automatically from cited public sources and hasn't completed the full research pass yet. Every specification shown carries its source; more detail is added as research completes.

Fig. — Manufacturer logo, not a photo of this toolWikimedia Commons (see file page for license)

What it is

General reference — not yet source-verified

The Tokyo Electron Formula is a thermal diffusion furnace used in semiconductor manufacturing.

How it works

General reference — not yet source-verified

A diffusion furnace processes wafers in a heated chamber so gases and heat can drive chemical changes at the wafer surface and within thin films.

Where it fits in the process flow

General reference — not yet source-verified

The Formula furnace sits in the thermal processing portion of the fab flow, where wafers receive high-temperature gas-phase treatment rather than pattern exposure or wet cleaning.

The named chemistries indicate use in deposition, film modification, or related diffusion steps that follow prior wafer formation and support later device fabrication.

What do the numbers mean?

Wafer handling2

Wafer size: 12 inch^[2]
Wafer Size: 12 inch (300 mm)^[1]

Gas & chemistry6

Process chemistry: TEOS / HF / F2^[1]
Process chemistry: DCS / NH3 / HF / F2^[2]
Process chemistry: DCS SiN^[3]
Process Chemistry (variant): TEOS / HF / F2^[1]
Process Chemistry (variant): DCS / NH3 / HF / F2^[2]
Process Chemistry (variant): DCS SiN^[3]

Configuration & options6

TEOS / HF / F2^[1]; DCS / NH3 / HF / F2^[2]; DCS SiN^[3]
Vintage: 2002^[2]
Vintage (listed unit): 2002^[1]
Process capabilities: TEOS, HF, F2, DCS, NH3, SiN^[1]

Vintage & configurations

Documented models & variants

Designation	Generation	Vintage	Changes	Source
12-inch TEOS / HF / F2 configuration	—	2002	Configured for TEOS / HF / F2 processing on 12-inch wafers	Equipment inventory listing^[1]
12-inch DCS / NH3 / HF / F2 configuration	—	2002	Configured for DCS / NH3 / HF / F2 processing on 12-inch wafers	Equipment inventory listing^[2]
DCS SiN configuration	—	—	Configured for DCS SiN deposition	Equipment inventory listing^[3]
Formula TEOS / HF / F2	—	2002	Configured for TEOS, HF, and F2 chemistries	Equipment inventory listing^[1]
Formula DCS / NH3 / HF / F2	—	2002	Configured for DCS, NH3, HF, and F2 chemistries	Equipment inventory listing^[2]
Formula DCS SiN	—	—	Configured for DCS silicon nitride deposition	Equipment inventory listing^[3]

Interested in this tool?

Need help with this tool?Embed spec card

What does it need to run?

Site utility requirements, footprint, and infrastructure needed to install and operate this tool. Sourced from public records.

Process chemistryTEOS / HF / F2^[1]
Process chemistryDCS / NH3 / HF / F2^[2]
Process chemistryDCS SiN^[3]
Process Chemistry (variant)TEOS / HF / F2^[1]
Process Chemistry (variant)DCS / NH3 / HF / F2^[2]
Process Chemistry (variant)DCS SiN^[3]

Where are the manuals?

Generated from public-source data on file. Enter your email to access — nothing is published; details are routed privately.

Not publicly documented

Field notes

No research found yet — worked with this tool? Share what you know.

Worked with this tool? Help preserve its knowledge →

Frequently asked questions

What types of processes can the Formula perform?General reference — not yet source-verified

Machines of this class perform thermal oxidation, dopant diffusion, and annealing processes used in semiconductor device fabrication.

What is the typical temperature range for diffusion furnaces?General reference — not yet source-verified

Diffusion furnaces operate at high temperatures, generally spanning hundreds to over a thousand degrees Celsius, depending on the process requirements.

How is temperature uniformity across the wafer batch achieved?General reference — not yet source-verified

Such systems use multiple independent heating zones and advanced control algorithms to maintain uniform temperature across the wafer load during the process recipe.

Is the Formula a vertical or horizontal furnace design?General reference — not yet source-verified

The model designation does not specify the orientation, but diffusion furnaces of this class are available in both vertical and horizontal configurations, with vertical designs being more common in modern fabs.

Not publicly documented

The following facts about the Formula are absent from this record as of this revision. First-hand knowledge or a citation closes a gap; every submission is reviewed before publication.

No publicly documented production dates or lifecycle milestones (introduction, end of production, EOL) for the Formula are on record.
Answerable by: OEM historical records or a trade-press announcement
The control-system platform and OS era of the Formula are not on record.
Answerable by: an engineer who operated it or OEM installation records
No publicly documented failure modes or field errata for the Formula are on record.
Answerable by: a field service engineer, process engineer, or maintenance technician
The process node or technology generation of the Formula is not on record.
Answerable by: an OEM datasheet or a fab qualification report
No publicly documented compatible parts, consumables, or accessories for the Formula are on record.
Answerable by: an OEM parts catalog or a service engineer